

Quantitative Study of High Dynamic Range $\Sigma\Delta$ -based Focal Plane Array Architectures

Sam Kavusi, Hossein Kakavand, and Abbas El Gamal
Department of Electrical Engineering
Stanford University




Scene DR > FPA DR



DR Extension Methods

- Several methods have been developed to extend ROIC DR
- Implementation enabled by submicron CMOS and vertical integration
- Methods can be partially compared based on their SNR degradation [Yang `99, El Gamal `02]:
 - Some schemes extend DR but at expense of SNR degradation
- In previous paper we studied four such schemes [Kavusi `04]:
 - Time-to-saturation [Stoppa `02]
 - Multiple-capture [Yang `99]
 - Asynchronous self-reset with multiple capture [Liu `03]
 - Synchronous self-reset with residue readout [Rhee `03]

Vertically Integrated Sensor Arrays



Requirements

1. $25\mu\text{m}\times 25\mu\text{m}$ to $40\mu\text{m}\times 40\mu\text{m}$
2. 1000 Frames/sec
3. 120dB dynamic range
4. 500mW/layer for 256 x 256 array

Previous Study [Kavusi `04]

- ✘ Among all schemes studied in [Kavusi `04] only *synchronous self-reset with residue readout* achieves the requirements but has unacceptable fidelity

The Two Presentations


- This presentation: Study extended counting scheme (based on $\Sigma\Delta$ modulator) [Jansson '95]
 - ✓ Show that it can achieve the DR and frame rate requirements with high fidelity
 - ✗ Power consumption can be high
- ✓ The next presentation: We describe a new scheme that can satisfy *all VISA* requirements

Outline

- Conventional sensor DR and SNR
- 1-bit incremental $\Sigma\Delta$ [Fowler '94]
- Extended counting [Jansson '95]
- Power consumption estimate

Conventional (Reference) Sensor

- CTIA, CCD, APS




$$\text{DR} = i_{\max}/i_{\min}$$


$$i_{\min} = q\sigma_{\text{Readout}}/t_{\text{int}} \quad i_{\max} = qQ_{\max}/t_{\text{int}}$$

Conventional (Reference) Sensor


- CTIA, APS, CCD



1-bit Incremental $\Sigma\Delta$ Modulator [Fowler '94]




- Counter
- Triangular
- Zoomer, recursive




Sequence


Equivalent Ramp



Dynamic Range




1-bit Incremental $\Sigma\Delta$ Modulator [Fowler '94]






- High end limited by subtraction mismatch
 - Due to capacitor mismatches, pedestal error variation, reference voltage variation, settling time variation, finite dc gain -- represented by σ_{Offset}
 - ✗ σ_{Offset} accumulates \rightarrow gain fixed pattern noise


SNR




Extended Counting [Jansson '95]



Dynamic Range




Extended Counting [Jansson '95]



- Low end limited by reset noise
- High end limited by subtraction mismatch -- same as 1-bit $\Sigma\Delta$

SNR



Power Consumption Estimate

- Power consumption for a 256 x 256 FPA employing extended counting at 1000 fps and 120dB DR
- View the whole ROIC as a data converter
- Assume $FoM = \text{Power} / (2^{\text{bits}} \times 2\text{BW}) = 0.5\text{pJ}$
(aggressive) [Walden '99]
- Extended counting yields uniform quantization
 - 120dB = 20-bit of resolution
- Power estimate = $0.5\text{p} \times 2^{20} \times 1000 \times 256^2$
= **34Watt**

Conclusion

- Extended counting achieves the VISA DR and speed requirements with good fidelity
 - Limited by reset noise and charge subtraction accuracy
- Extended counting is a uniform quantizer → high power consumption
 - For the high dynamic range high frame rate requirements



SNR (optimal filter)

